A high energy-efficiency capacitor switching scheme for successive approximation register (SAR) analogue-to-digital converters (ADCs) is presented. The switching method, verified on a 10-bit SAR scheme that uses bottom plate sampling, achieves an average switching energy and area reduction of 99.32 and 96.5%, respectively, with respect to the conventional solution.
Proposed ADC structure: The proposed scheme achieves 10-bit resolution while using a single 8-bit DAC array, thus significantly reducing the required power and area. This is possible thanks to a fully differential implementation and to the use of the method reported in [2] . Fig. 1 shows, for the sake of simplicity, the single ended scheme together with the required timing. The DAC is split into a 6-bit (C u to 32C u ) and a 2-bit (C u to 2C u ) sub-array to further reduce the area. The scheme uses bottom sampling and requires 12 clock cycles for a full conversion. 
MSBs set Fig. 1 Proposed SAR ADC scheme and timing diagram Proposed switching method: In conventional implementations, the DAC switching power necessary to determine the first few bits is large because of the large voltage swing and the substantial variation of the top plate voltage. To effectively reduce the consumed power during the first four conversion cycles, this method leaves floating the largest capacitors (4C u to 32C u ) and uses the remaining ones to determine the first 4 bits. During Φ 5 , the largest capacitors (4C u to 32C u ) are set according to the achieved result and the conversion continues following the method described in [2] by still switching only the smallest capacitors of the array. Fig. 2 shows an example of the first six conversion cycles. In the figure, the bridge capacitor and the 2-bit sub-array are treated as a unity capacitor. Fig. 2a shows the array configuration during sampling: the capacitor top and bottom plates are connected to V cm (half of the reference voltage) and to the input differential signal, respectively. In Fig. 2b, 4C u , 8C u , 16C u , and 32C u capacitors are left floating while the remaining ones are connected to V cm . In this condition, the comparator determines B9, the MSB. Supposing that B9 = 1, Fig. 2c shows the configuration for the following determination: 2C u capacitors are switched to V rp and V rn (the positive and negative references) while the other capacitors are left unchanged. Fig. 2d depicts the configuration for B7 estimation, supposing B8 has been determined equal to 0. For B7 = 0, the configuration of the DAC array for B6 decision is shown in Fig. 2e: Fig. 2f corresponds to phase Φ 5 of Fig. 1 : the information determined by means of the smallest capacitors is transferred to the largest capacitors, which are settled according to the switching method described in [8] . In Fig. 2f , the smallest capacitors are reconnected to V cm as a starting point for the remaining decisions. The switching method for the remaining bits continues as described in [2] .
Fig. 2 Switching sequence example
An additional benefit of this method is a limited variation of the voltage comparator input common mode. Fig. 3 shows the waveforms at the voltage comparator inputs for the first five phases. It can be noted that the input common mode variation is limited to only one phase (phase 4 in Fig. 3 ) and is equal to (V rp − V rn )/8, a value remarkably lower with respect to other methods, [1, 4, 5] . Moreover, thanks to the bottom plate sampling, the possible error is limited to the second order effect caused by the CMRR of the comparator. Switching energy and area estimation of proposed scheme: The behavioural simulation of a 10-bit SAR ADC was performed in MATLAB to compare the proposed method with other recently published techniques. Fig. 4 plots the simulated switching energy as a function of the output code for each method. The method described in this Letter has been applied to two implementations: a 10-bit SAR with split DAC and with binary array. This work achieves 98.9% ASE reduction with respect to the conventional solution when considering a binary array. A further energy reduction is obtained when using the split DAC array: the ASE reduction in this case is 99.3%. Since this method uses a 8-bit array to achieve 10-bit resolution, the area occupation is 75% less than what the conventional solution requires. When using the split DAC array, the area saving is 96.5%. 
